



# ECC is Ready for RFID – A Proof in Silicon

#### **RFIDsec 08 Presentation**

#### Daniel Hein, daniel.hein@gmx.at Johannes Wolkerstorfer, Johannes.Wolkerstorfer@iaik.tugraz.at Norbert Felber, felber@iis.ee.ethz.ch





## Outline I

### Radio Frequency Identification (RFID)

- Product piracy
- Authentication

### Elliptic Curve Cryptography (ECC)

- Montgomery point multiplication
- Binary extension field arithmetic

### ECCon processor architecture

- RFID front-end
- ECC processor
  - Small datapath Approach
  - Specialized ALU





## Outline II

### Digit level algorithms

- Multiplication
- Reduction
- Multiplication with interleaved reduction

### Results

- Timing, Area, Power
- Comparison with related work





# **Radio Frequency Identification**

### Rapid automated item identification

Barcode replacement

Computer X-ray vision

- No line of sight
- No optical scanning

### **RFID** Tag

- Antennae + IC
- Powered by EM field







## **Product Piracy**

Causes considerable economic damage

Counterfeits inserted in legitimate supply chain

**RFID** tags

- Alleviate problem
- Easy to clone

### Cryptography

- Authentication





# Elliptic Curve Cryptography I

### Public-key cryptography

– Short key => Small hardware footprint

### Authentication with digital signature

– ECDSA

### Security depends on point multiplication

### Point multiplication

- scalar point on elliptic curve
- Non-invertible





# Elliptic Curve Cryptography II

### Point multiplication

- Point addition
- Point doubling
- Montgomery point ladder algorithm

### Side channel attack resistance

- Timing based attacks: MPLA
- Simple power analyses attacks: MPLA
- Differential power analyses attacks: ECDSA





# Binary Extension Field Arithmetic

## Elliptic Curve defined on finite field Finite Fields

- Fixed size elements
- Binary extension field
  - Elements = binary polynomials
  - Addition = XOR

### **Required Operations**

- Addition
- Multiplication
- Reduction





# Prerequisites of an RFID application

#### Small die area

- 15000 gate equivalents

### Minuscule power consumption

15µA available mean current

### Constant power consumption

- "Accidental" load modulation





## ECCon Top Level Architecture

### **RFID** front end

- ISO-18000-3-1 compliant
- Air Interface
  - Power supply
  - Clock generation
  - Signal modulation
- RART
  - Receive: bit stream to byte
  - Send: byte to bit stream
- RFID Control Unit (RCU)
  - Communication protocol
  - Manages ECC processor







## **ECC Processor Architecture I**

## Implements point multiplication

Fixed 163 bit NIST curve

### Supports two modes

- RFID
- Stand alone

### Interface

- two-phase full handshake
- 8 bit wide

## Control unit

- hardwired FSM hierarchy







## Low Power, Small Area ALU Architectures

## Bit-serial multiplier

- current state of the art
- 2x163 = 326 bits ALU storage
  - Lion's share of power used for clocking the storage



### 16-bit datapath

- Used for ISE [GK03a]
- Conceptually 48-bit ALU storage
  - More power for computation
- Total power consumption smaller
- Requires digit based algorithms







## **Arithmetic Logic Unit**

- 16x16 GF(2) multiplier
- 2 Register input selection units
- 2 16-bit adders (XOR)

Registers

- 32-bit accumulator
- interleaved reduction
  - 15-bit MC
  - 13-bit RC
- clock gated







## Word Size Selection



Budapest, 10.07.2008

ECC is Ready for RFID – A Proof in Silicon





## **Comba Multiplication**

### Two possible digit multiplication algorithms

- Operand scanning form
- Product scanning form

### **Product Scanning Form**

- A.k.a Comba Multiplication
- Computes result one result digit at the time
- Optimal operand order minimizes memory access



P[5] P[4] P[3] P[2] P[1] P[0]





# Modular Reduction in GF(2<sup>163</sup>)

Multiplication of 2 163-bit elements produces a 325-bit result:  $a(z)^*b(z)=c(z)$ ; deg(c(z))=325

Common residue:  $c(z) \equiv c(z) \pmod{f(z)}$ -  $f(z) = z^{163}+z^7+z^6+z^3+1...$  irreducible polynomial

The common residue is limited in size to 163 bits

The common residue is the remainder of a long division by f(z)





## An Alternate Reduction Method



$$c(z)=c_{2m-2}z^{2m-2}+...+c_{m}z^{m}+c_{m-1}z^{m-1}+...+c_{1}z+c_{0}$$
  

$$\equiv (c_{2m-2}z^{m-2}+...+c^{m})r(z)+c_{m-1}z^{m-1}+...+c_{1}z+c_{0} \pmod{f(z)},$$
  
where the reduction polynomial  $r(z)=f(z)-z^{163}=z^{7}+z^{6}+z^{3}+1$ 





## **Interleaved Reduction Step I**



Computation of the first 10 digits of the product

- 11<sup>th</sup> digit (C[10]) exceeds 163 bit limit
  - Stored in ACC<sub>1</sub>
  - ACC<sub>H</sub> contains multiplication carry for 12<sup>th</sup> digit C[11]
- C[10] contains the first 13 bits of  $C_{H0}$ 
  - Saved to Reduction Carry register RC





## Interleaved Reduction Step II



Upon computation of 12<sup>th</sup> digit (C[11])

- Last 3 bits of  $C_{H_0}[0]$  become available
- C<sub>H0</sub>[0] is restored in ACC<sub>L</sub>, lower 13 bit of C<sub>H0</sub>[0] saved to RC
- Multiplication carry is saved to Multiplication Carry register MC





## Interleaved Reduction Step III



Multiplication of 1<sup>st</sup> digit of  $C_{H_0}(C_{H_0}[0])$  with r(z) produces 1<sup>st</sup> digit of  $C_1(C_{L_1}[0])$ 

Addition of  $C_{L1}[0]$  to  $C_{L0}[0]$ , Sum stored to result memory Exchange of reduction multiplication carry and nominal multiplication carry





## **Interleaved Reduction Step IV**



The next digit of the product (C[12]) is computed

- Requires several MAC operations
- Interleaved reduction steps I to IV repeat until all digits of
  - $C_1$  are processed

Process is repeated for C<sub>2</sub>

- Single multiplication and addition









- Low power, small area ECC point multiplication device
- ISO-18000-3-1 compatible digital RFID front-end
- Technology: UMC L180 GII 1P/6M 1.8V/3.3V CMOS
- Core Size: 219897 µm2
- Clock Frequency: 46 MHz
- ECC processor power consumption at 106 kHz: 10.8  $\mu$ W
- Built-in memory self-test/Full scan using one scan chain





## **Results I - Timing**

#### Maximum frequencies:

- UMC 180: 46 MHz (unconstrained)
- AMS c35: 20 MHz (constrained)

Carrier frequency: f<sub>c</sub>=13.56 MHz

#### RFID front-end

- RART: 6.78 MHz
- RCU: 106 kHz (f<sub>c</sub>/128, clock gated)

#### ECC processor

- 850 kHz (f<sub>c</sub>/16, clock gated)





## Area & Power

	Area			Power [µW] @			
Component	[µm²]	[GE]	[%]	6,78 MHz	848 kHz	106 kHz	
ECCon	144,823	14,976	100.00%	176	87	11.4	
RCU	8,290	857	5.72%	10	1	0.2	
RART	8,054	833	5.56%	20	3	0.4	
ECC core	128,098	13,247	88.45%	146	83	10.8	
Memory	91,117	9,423	62.92%	56	32	4.3	
ALU	16,863	1,744	11.64%	44	40	5.0	
Control (est.)	20,118	2,080	13.89%	46	11	1.5	





## **Power Simulation**

0	10,000,000ns	20,000,000ns	30,000,000ns	40,000,000ns	50,000,000ns	60,000,000ns	70,000,000ns	80,000,000ns 90,0
								2.90024e-05
-								
-								
-								
			Π					
<sup>2</sup> e-05						l		
ריין	<b>B1</b>							
╢╟┓┍┛								
-								
—1e-05								
-								
-								
								3 2261 e-06





## Comparison with related work

Area [GE]	Runtime [k	(Cycles]	Field	Tech	nology
3.400		1 A I	ES	AMS	350nm
11.904		296 G	F(2 <sup>163</sup> )	UMC	180nm
12.876		80 GI	<sup>-</sup> (2 <sup>163</sup> )	INF	220nm
12.168		272 G	<sup>-</sup> (2 <sup>163</sup> )	TSMC	130nm
13.182		314 GI	<sup>-</sup> (2 <sup>163</sup> )	TSMC	180nm
15.094		430 GI	<sup>-</sup> (2 <sup>163</sup> )	AMI	350nm
23.000		426 GI	<sup>-</sup> (2 <sup>191</sup> )	AMS	350nm
23.656		502 GI	<sup>-</sup> (2 <sup>192</sup> )	AMS	350nm
Power [µW]	Ι <sub>mean</sub> [μΑ]	f [MHz]	Т	echnology	
4,50	3,00	106 kHz	AMS	350nm	
79,00	) ?	847 kHz	INF	220nm	
51,85	5?	1.364 MHz	TSMC	130nm	
10,80	6,00	106 kHz	UMC	180nm	
54,70	21,88	106 kHz	AMS	350nm	
83,00	46,11	847 kHz	UMC	180nm	
141,00	42,73	106 kHz	AMS	350nm	
	Area [GE] 3.400 <b>11.904</b> 12.876 12.168 13.182 15.094 23.000 23.656 Power [μW] 4,50 51,85 <b>10,80</b> <b>54,70</b> <b>83,00</b> 141,00	Area [GE]       Runtime [k         3.400       13.400         12.876       12.876         12.168       13.182         13.182       15.094         23.000       23.656         Power [µW]       Imean[µA]         4,50       3,00         79,00       ?         51,85       ?         10,80       6,00         54,70       21,88         83,00       46,11         141,00       42,73	Area [GE]       Runtime [kCycles]         3.400       1 AB         11.904       296 GI         12.876       80 GB         12.168       272 GB         13.182       314 GB         15.094       430 GB         23.000       426 GB         23.656       502 GB         Power [µW]       Imean[µA]       f [MHz]         4,50       3,00       106 kHz         79,00       ?       847 kHz         51,85       ?       1.364 MHz         10,80       6,00       106 kHz         54,70       21,88       106 kHz         83,00       46,11       847 kHz         141,00       42,73       106 kHz	Area [GE]       Runtime [kCycles]       Field $3.400$ $1 AES$ $11.904$ $296 GF (2^{163})$ $12.876$ $80 GF (2^{163})$ $12.168$ $272 GF (2^{163})$ $13.182$ $314 GF (2^{163})$ $13.182$ $314 GF (2^{163})$ $15.094$ $430 GF (2^{163})$ $23.000$ $426 GF (2^{191})$ $23.656$ $502 GF (2^{192})$ $23.656$ $502 GF (2^{192})$ $23.656$ $502 GF (2^{192})$ $23.656$ $106 \text{ kHz}$ $AMS$ $4,50$ $3,00$ $106 \text{ kHz}$ $AMS$ $79,00$ ? $847 \text{ kHz}$ $INF$ $51,85$ ? $1.364 \text{ MHz}$ $TMC$ $10,80$ $6,00$ $106 \text{ kHz}$ $AMS$ $83,00$ $46,11$ $847 \text{ kHz}$ $AMS$ $83,00$ $46,11$ $847 \text{ kHz}$ $AMS$ $141,00$ $42,73$ $106 \text{ kHz}$ $AMS$	Area [GE]       Runtime [k $\cup$ cles]       Field       Techn         3.400       1AE $>$ AMS         11.904       296 GF $<2^{163}$ UMC         12.876 $80$ GF $<2^{163}$ INF         12.876 $272$ GF $<2^{163}$ TSMC         12.168 $272$ GF $<2^{163}$ TSMC         13.182 $314$ GF $<2^{163}$ TSMC         15.094 $430$ GF $<2^{163}$ AMI         23.000 $426$ GF $<2^{191}$ AMS         23.656 $502$ GF $<2^{192}$ AMS         Power [µW] $I_{mean}$ [µA]       f [MHz]       Y         4,50       3,00       106 kHz       AMS         79,00       ?       847 kHz       INF         79,00       ?       847 kHz       INF         51,85       ?       1.364 MHz       ISM         10,80       6,00       106 kHz       AMS         54,70       21,88       106 kHz       AMS         64,11       847 kHz       IMC       180nm         64,11       847 kHz       AMS       350nm         141,00       42,73       106 kHz       AMS       350nm

Budapest, 10.07.2008

ECC is Ready for RFID – A Proof in Silicon





## Comparison with related work II

	ECCon	[BBD⁺]	[%]
Memory	8080	5273	65,26%
ALU	1744	6171	353,84%
Control	2080	1432	68,85%
Total	11904	12876	108,17%

### ECCon

- Memory
  - higher requirements due to
    - Register based approach
    - Additional 163 bits storage
- ALU
  - Very compact due to small datapath
- Control
  - Increased complexity due to digit based algorithms





# Thank you for your attention. Questions?





## References I

- [GK03a] Johann Großschädl and Guy-Armand Kamendje. Instruction set extension for fast elliptic curve cryptography over binary finite fields GF(2<sup>m</sup>). In Proc. IEEE International Conference on Application-Specific Systems, Architectures, and Processors, pages 455–468, 2003.
- [FWR05] M. Feldhofer, J. Wolkerstorfer, and V. Rijmen. Aes implementation on a grain of sand. *IEEE Proceedings Information Security*, 152(1):13–20, 2005.
- [BBD+08] Holger Bock, Michael Braun, Markus Dichtl, Erwin Hess, Johann Heyszl, Walter Kargl, Helmut Koroschetz, Bernd Meyer and Hermann Seuschek. A milestone towards rfid products offering asymmetric authentication based on elliptic curve cryptography. In Workshop on RFID Security, 2008





## References II

- [LSBV08] Yong Ki Lee, Kazuo Sakiyama, Lejla Batina, and Ingrid Verbauwhede. A compact ECC processor for pervasive computing. *Presentation at Secure Component and System Identification (SECSI)*, 2008
- [LV07] Yong Ki Lee, Ingrid Verbauwhede. A compact architecture for Montgomery elliptic curve scalar multiplication processor. *In Proc. International Workshop on Information Security Applications (WISA)*, 2007.
- [KP06] S.Kumar and C. Paar. Are standards compliant elliptic curve cryptosystems feasible on RFID? *Printed handout of Workshop on RFID Security (RFIDSec06)*, 2006
- [Wol05] Johannes Wolkerstorfer. Is elliptic-curve cryptography suitable to to secure RFID tags? *In Workshop on RFID and Lightweight Crypto*, 2005





## References III

- [FW07] F. Fürbaß, and J. Wolkerstorfer. ECC processor with low die size for RFID applications. *In Proc. IEEE International Symposium on Circuits and Systems ISCAS 2007,* pages 1835–1838, 2007.
- [OScE04] E. Öztürk, B. Sunar, and Savaç, E. Low-power elliptic curve cryptography using scaled modular arithmetic. In Cryptographic Hardware and Embedded System (CHES), 2004